Introduction to NXP's new LPC1700 Cortex-M3 Microcontroller
NXP introduces its new LPC1700 Cortex-M3 microcontroller family. The LPC1700 is a highly integrated, high performance microcontroller based on revision 2 of the Cortex-M3 core. This family leverages NXP's microcontroller expertise with outstanding peripherals including: Ethernet, USB (Host, Device/OTG), CAN, 12-bit ADC, DAC, motor control PWM, I2S, ultra-low power RTC and a host of others. NXP's unique blend of peripherals and versatile bus architecture make this suitable for a wide range of applications, from simple to demanding. NXP's LPC1700 processor is targeted at 8-, 16- and 32-bit applications. Topics covered include a brief overview of the Cortex-M3 architecture, NXP's implementation and peripherals, development tools and software environment. This presentation is suitable for both ARM veterans and newcomers alike.
Chris Guarneri is a Field Applications Engineer based in Minneapolis, MN. He started as an FAE at Philips Semiconductors in 2006. Prior to NXP, Chris spent over ten years as a design engineer in the industrial controls and sensors market. His background includes firmware, mixed-signal and communications design. Chris holds a Bachelor of Science degree in Electrical Engineering Technologies (EET) from Mankato State University and a Master of Science in Software Engineering from the University of St. Thomas.
Jim Harris is a Senior Field Applications Engineer with over 27 years experience with NXP/Philips. Jim is responsible for providing technical support for the many products from NXP and an integral member of the Technical Support team in developing microcontroller-based reference designs. In addition to his work at NXP, Jim is an adjunct Associate Professor at Villanova University. He has been teaching there for over 22 years and is currently teaching Senior Electrical and Computer Engineering courses in embedded microcontroller designs utilizing ARM microcontrollers.
Please disable any pop-up blockers for proper viewing of this webinar.