ADI Clocks: Optimizing and Supporting JESD204B Interfaces
Clock jitter attenuators are designed to support the JESD204B serial interface standard for connecting high-speed data converters and field-programmable gate arrays (FPGAs) operating in base station designs. The JESD204B interface was specifically developed to address high-data rate system design needs, ADI’s clock jitter attenuators contain the functions that support and enhance the unique capabilities of that interface standard.
Who should attend:
Designers and systems developers who rely on high speed serial converters as part of their system design.
Please disable any pop-up blockers for proper viewing of this webinar.