Addressing HD Audio IC complexity--considerations for DSP selection and audio subsystem design
With the growing complexity of home entertainment audio, such as very high bit-rates, loosless codecs, and advanced audio post-processing, designers of multimedia SoCs are faced with increased challenges. In addition to high performance, cost must be addressed as well, to allow for a competitive solution. This webinar will describe the complexities of HD Audio in applications such as DTV, Set-Top-Box, and Blu-ray Disc, and will provide an overview of the CEVA-TL3211 DSP core and the way it effectively addresses HD Audio codecs and audio subsystem design challenges.
Registrants will learn:
- The complexities of HD Audio codecs and audio subsystem design
- The CEVA-TL3211 DSP Core architecture and features
- How to design a flexible, low cost HD Audio solution
Estimated length: 60 min
Who should attend: Audio system architects and DSP application engineers who target HD Audio applications using a programmable processor core
Moshe Sheier, Director of Product Marketing, CEVA
Moshe Sheier serves as CEVA’s Director of Product Marketing, overseeing DSP cores, application SW, and ecosystem product marketing for Audio and Voice applications. He has eighteen years of experience in the semiconductor IP and silicon industry in both development and managerial roles. Prior to this position, Mr. Sheier has managed Xilinx Inc. partner program in EMEA, and before that he held several positions at CEVA as Director of Support and the VLSI Department Manager for CEVA’s DSP business unit as well as for DSP Group. He holds several patents in the area of DSP architectures, a B.Sc. in Electrical Engineering from Tel-Aviv University, and an M.B.A from the Open University of Israel.
Konstantin Merkher, Audio & Voice Processing Software Department Manager, CEVA
Konstantin Merkher manages CEVA’s Audio & Voice Processing Software Department, with R&D responsibility for audio and voice algorithm and application SW. He has more than ten years of experience in the Audio and Speech processing field in both development and technical management roles. Previously, Mr. Merkher held several positions at CEVA as Voice Project Manager and Team Leader for CEVA’s DSP business unit. Before CEVA, Mr. Merkher held several positions in the VoIP field at Surf Communication Solutions Ltd. He holds a B.Eng. Honors in Computer Engineering from Coventry University – UK.
Liran Fishel, DSP Core Architecture Manager, CEVA
Liran Fishel is Manager of Processor and Core Architectures at CEVA. He has ten years of experience in the semiconductor IP and silicon industry in both development and managerial roles. In his rule, Mr. Fishel is responsible for defining and managing multimedia application processors such as CEVA-MM3K. Previously, Mr. Fishel worked at Wintegra as of 2001 as a VLSI Manager. Mr. Fishel holds a B.Sc. in Electrical Engineering from the Beer-Sheva University.
Please disable any pop-up blockers for proper viewing of this webinar.