10 ways to Debug your FPGA Design
Learn how to cut FPGA debug time with more effective diagnosis of FPGA design setup and design specifications, and by identifying design errors en-masse in a single iteration. If you are an ASIC designer, learn techniques to more quickly make your design “FPGA friendly” to get working FPGA implementation on the board.
Staff Product Marketing Manager, FPGA Implementation
Angela Sutton brings over 22 years of experience in the field of semiconductor and semiconductor design tools to her role as staff product marketing manager for Synopsys, Inc. In this role, she is responsible for the FPGA Implementation product line.
Prior to joining Synopsys, Ms. Sutton worked as senior product marketing manager in charge of FPGA Implementation tools at Synplicity, Inc., which was acquired by Synopsys in May 2008. Ms. Sutton has also held various business development, marketing and engineering positions at Cadence, Mentor Graphics, Responsys, and LSI Logic. At LSI Logic she was responsible for marketing LSI Logic’s line of digital video semiconductor products and platforms.
Ms. Sutton holds a BSc. in Applied Physics from Durham University UK, and a PhD. in Engineering from Aberdeen University, UK.
Please disable any pop-up blockers for proper viewing of this webinar.