As CMOS devices follow the technology road map to ever smaller geometries, several undesirable effects have become apparent. This paper reviews each issue with respect to its effect on system design using ASSP, ASIC, or FPGA devices, and what Xilinx has done to alleviate the potential problems.