Memory address decoding is done by hardware while the software engineer relies on a specification to understand the memory map for a CPU. Similarly, Seamless must also rely on user input to understand how CPU addresses are mapped into physical memory devices. This application note describes a mechanism that is available to inform Seamless about complex address bit ordering.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.