This document presents designers with several methods of voltage clamping cascaded FET’s with common gates.