Expressing your DSP design as RTL code is an elegant way to model a design. Developing DSP algorithms in HDL is an ideal way to maintain designs over time, provides clear documentation, and makes your design less reliant on proprietary building blocks. This article provides several arithmetic samples in VHDL that take advantage of LatticeECP2 sysDSP blocks.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.