Verifying Additive Phase Noise and Jitter Attenuation of Plls in High-speed Digital Designs
Increasing data rates in high-speed digital designs and wireless communications require SerDes PLLs and clock synthesizers with low additive phase noise and high jitter attenuation. Modern designs often follow a two-stage architecture, consisting of a jitter-attenuator and a frequency-synthesizer stage. Due to their high phase noise sensitivity, phase noise analyzers are the instruments of choice for these tests. To stimulate the PLL, an additional signal source with ultra low phase noise is required. Read this paper to learn more.
Please disable any pop-up blockers for proper viewing of this Whitepaper.