Verification management is one of the most important factors in today’s verification of silicon chips and system-on-a-chip (SoC) designs. This white paper highlights special features of the new Questa 6.3 verification management functionality and shows how they can improve the efficiency of the verification process.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.