Using Xilinx UCF Constraints with Precision Synthesis
When you come across designs where constraints are available in the UCF format, you may need to convert them into the industry-standard SDC timing constraint format. Precision Synthesis provides a method to convert timing constraints, but there are some considerations that you must take into account when using this translator. This technical paper details these considerations and provides clear instructions on how to use this flow when required and whether or not to use it at all.
Please disable any pop-up blockers for proper viewing of this Whitepaper.