Using Register Retiming to Optimize Your FPGA Designs
This article outlines recommended practices that show you how to qualify an FPGA-based design as a good candidate for register retiming, along with specific examples for optimal performance results.
Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.
Please disable any pop-up blockers for proper viewing of this Whitepaper.