This document describes how to verify Xilinx FPGA designs using FormalPro. Specifically, the flow available in FormalPro is for Xilinx Virtex II designs implemented with Synplify-Pro and Xilinx ISE. You can use FormalPro to verify other families of Xilinx devices; however, this verification flow has been used primarily for designs targeted to Xilinx Virtex II.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.