Using FormalPro for Actel Verification in a Precision RTL Flow
This document describes how to verify Actel FPGA designs using FormalPro. Specifically, the flow available in FormalPro is for Actel A54SX, A54SAX, Axcelerator and ProASIC family designs implemented with Precision RTL and Actel Designer. You can use FormalPro to verify other families of Actel devices; however, this verification flow has been used primarily for designs targeted to the above.
Please disable any pop-up blockers for proper viewing of this Whitepaper.