USB 2.0 Board Design and Layout Guidelines
This application report discusses schematic guidelines for designing a universal serial bus (USB) system. Topics include clock device interface signals, power flow, differential twisted pair signals, and external crystal circuits. The report also describes in detail specific guidelines for USB physical layer (PHY) layout and the IEC electrostatic discharge (ESD) Stressing Test modes and test types.
Please disable any pop-up blockers for proper viewing of this Whitepaper.