Understanding the Basics of the Wafer-Level Chip-Scale Package (WL-CSP)
This application note discusses Maxim’s wafer-level chip-scale package (WL-CSP). Topics include: wafer construction, tape-and-reel packaging, PCB layout, and assembly and reflow. The article supplies reliability stress-test data per the IPC and JEDEC standards.
Please disable any pop-up blockers for proper viewing of this Whitepaper.