This paper introduces a new design methodology, DSP Synthesis, which addresses the problem by automating the generation of an RTL implementation from a high level description of DSP algorithms. Such a methodology, if implemented correctly, provides several advantages. Central to these advantages is the “Golden Source” flow where the algorithm description can be “frozen” and used as the specification for unlimited implementations into varying targets, timing constraints, and area constraints that span the design space.