Triggering Read and Write Cycles of DDR3 Memories
When analyzing the signal integrity performance of DDR interfaces, separating read and write cycles has been a challenging task. Comprehensive trigger capabilities are required – especially when attempting to recreate the eye diagram in realtime. Learn in this paper how to get your measurement task done.
Please disable any pop-up blockers for proper viewing of this Whitepaper.