The Application of Retiming to the Synthesis of C Based Languages using the Celoxica DK Design Suite
The DK Design Suite software provides the complete environment necessary to implement the Software-Compiled System Design methodology, providing the benefits of system-level design using the Handel-C design language to target FPGA devices. This includes system co-design, co-verification capabilities as well as direct C-to-FPGA synthesis. In the DK3 release of the DK Design Suite software, retiming has been introduced to improve the performance of designs.
Please disable any pop-up blockers for proper viewing of this Whitepaper.