This paper presents a simple and successful method of testing the interrupt priority levels in a microprocessor/microcontroller and more particularly to a method of testing the interrupt priority levels in a microprocessor/microcontroller having interrupt sources with one or more priority levels.