SystemVerilog Versus OpenVera
This paper discusses how SystemVerilog differs from OpenVera. The inspiration for many of the new language capabilities in SystemVerilog has come from proprietary hardware verification languages (HVL) such as Vera and e, especially the former. Therefore, it is understandable that people may be prone to assume that the assertion and verification capabilities in SystemVerilog are identical to those of OpenVera. Although there are many similarities, the two languages are different. If they were identical, it would be possible to successfully compile and simulate Vera source code in any simulator that supports SystemVerilog. Of course, this is not true, and anyone who believes otherwise will be unpleasantly surprised.
Please disable any pop-up blockers for proper viewing of this Whitepaper.