SystemVerilog for e Experts—Understanding the Migration Process
This document identifies the major differences between the e language as defined by the IEEE P1647/D6 draft standard and the SystemVerilog language as defined by the IEEE Std. 1800 2005 standard. It explains the semantics of those differences and, where relevant, presents how similar functionality can be obtained using SystemVerilog. The document concludes that any verification environment based on e could easily and efficiently be implemented in SystemVerilog.
Please disable any pop-up blockers for proper viewing of this Whitepaper.