This technical paper introduces SystemC verification with ModelSim, starting with setting up the simulation environment, and followed by a discussion of the use model. Information on using SystemC across Verilog and VHDL boundaries is also presented. A sample design is used to illustrate the current capabilities in ModelSim.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.