As the complexity of SoC devices rises to include scores of distinct blocks, system validation becomes a critical concern. A variety of techniques have emerged to help designers verify that individual blocks of a device meet performance specifications but validating functional intent in a system context is a relatively new challenge for hardware designers. This article outlines an approach for high-level system validation before RTL implementation and presenta a flow to achieve this increasingly essential task.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.