SoC Efficient Simulation Using Dynamic Power Management
The simulation stage on a large model can produce a database comprised of thousands of files containing logs, waveforms and other products of the environment. These products also increase in number and size as the SoC becomes more complex and contains more and more features. The reduction of simulation time and size, even by a fraction per stimulus, has often a direct effect on the efforts and costs of development and their reduction often prove difficult. The DUT that activates only the relevant IPs required for a specific test case currently running reduces the simulation time and costs.
Please disable any pop-up blockers for proper viewing of this Whitepaper.