In this paper, a register smart move method performing placement-aware retiming and replication for sequential circuits implemented in field programmable gate arrays (FPGAs) is presented. This method integrates two major register move operations with circuit functionality unchanged. Experiments show that the smart move method proposed in this paper can effectively reduce the path delay, achieving 13.54% in average of the maximum frequency for sequential circuits implemented in FPGAs.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.