This paper serves as a guide for circuit designers, layout designers, and physical verification engineers, to help them develop an understanding of simulation limitations. Challenges arising from shrinking device dimensions, high operating frequencies and mixed-signal design styles are surveyed. Responses to manage risk are discussed.