Increased demand for high performance, low power and smaller area among microelectronic devices is continuously pushing the fabrication process to go beyond ultra-deep sub-micron (UDSM) technologies, leading to an alternative, Silicon On Insulator (SOI) process. The paper introduces SOI technology, talks about the design challenges associated with ASIC implementation with SOI for today’s complex designs and covers implementation guidelines to overcome these challenges.