Intel’s product Platform Design Guidelines (PDG) have SI routing rules, applicable only to one of several possible solutions. Any deviations from these rules will require a new set of simulation results. This paper aims to reduce the simulation efforts by better understanding the impacts arising from deviations and focusing design efforts on these deviations.