SEmulation: Turbocharging the FPGA Development Process
With the SEmulator, Gleichmann Electronics Research introduces a new method of FPGA/ASIC design, which promise shorter development times and higher design security at a lower cost. With complex processor systems, complete interface structures and design, and up to 3 million ASIC gates per chip, FPGAs dominate the semiconductor market with their flexibility and reconfigurable architecture. Time pressures on the engineer with a short design cycle do not allow for failures. Every revision costs time and money, so the functions and responsiveness of the finished semiconductors have to be right the first time after silicon synthesis.
Please disable any pop-up blockers for proper viewing of this Whitepaper.