To take advantage of the optimization features of the Seamless co-verification environment some of the memory models in the hardware design need to be replaced with ‘Seamless-ized’ versions. This application note describes how to use Denali Seamless memory models or how to edit your existing HDL memory models to work with Seamless.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.