This white paper identifies and details appropriate guidelines for migrating or retargeting code from a previous design into a Virtex-5 platform field programmable gate array (FPGA). First, the paper outlines general design styles and characteristics that can influence the device selection criteria for the Virtex-5
FPGA. Then re-use of cores, use of physical constraints, and use of control signals are discussed. Finally, RAM considerations are addressed.