The percentage of design respins caused by functional errors is rising. To reverse this tide, regression testing provides Scalable Verification for virtually every design size and level. At the RTL, simulators and simulator farms are used. At the gate-level, equivalence checking complements simulation and is superior for designs of 100,000 gates and higher.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.