The same shrinking of transistor size that has enabled chip designers to place significantly more functionality on the same die area is responsible for substantial increases in the number and complexity of verification rules. This paper describes a solution: the Calibre suite of verification tools, specifically Calibre nmDRC, Calibre nmLVS and Calibre Incremental DRC.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.