This technical paper describes Mentor’s solutions for verification and testing of multi-die and stacked IC configurations.

Note: By clicking on the above link, this paper will be emailed to your EE Times log-in address by Mentor Graphics.