Re-Timing for Performance Improvement in FPGA Designs
Mentor Graphics Technical Library
Critical-path delay can often be substantially reduced by re-timing, where combinational logic is moved through register boundaries.
Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.
Download to Print
Add
to bookmarksPlease disable any pop-up blockers for proper viewing of this Whitepaper.
