QDR II SRAM Interface for Virtex-4 Devices
This application note describes the implementation and timing details of a two-word or four-word burst Quad Data Rate (QDR II) SRAM interface for Virtex-4 devices. The synthesizable reference design leverages the unique I/O and clocking capabilities of the Virtex-4 family to achieve performance levels up to 300 MHz (600 Mb/s), resulting in an aggregate throughput for each 36-bit memory interface of 43.2 Gb/s.
The direct-clocking methodology presented in this solution greatly simplifies the task of read data capture within the FPGA while minimizing the number of resources used. A straightforward user interface is provided to allow simple integration into a complete FPGA design utilizing one or more QDR II interfaces.
Please disable any pop-up blockers for proper viewing of this Whitepaper.