This paper highlights how and why a seamless migration methodology from FPGA to structured ASIC not only effectively addresses low to medium production volumes, but also provides designers a clear path for prototyping and program managers the flexibility to choose the most appropriate production option.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.