In order to minimize design-to-production timescales, it is important that potential downstream problems be identified as early in the design process as possible. Through the use of a comprehensive HDL development environment with built-in checking functionality, you can find and isolate several classes of design errors and dramatically reduce the cycle times needed to successfully complete complex FPGA and ASIC designs.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.