The consumer demand for greater functionality and higher performance, but also for lower costs adds significant pressure on System-on-Chip (SoC) manufacturers. The continuing advances in process technology, and ability to design highly complex SoCs does not come without a cost. So the next generation of processes surely brings about the next generation of challenges.

With ever increasing System-on-Chip (SoC) complexity, energy consumption has become the most critical constraint for today’s integrated circuit (IC) design. Consequently, a lot of effort is spent in designing for low-power dissipation. Power consumption has become a primary constraint in design, along with performance, clock frequency and die size.

Lower power can be achieved only by designing at all levels of abstraction: from architectural design to intellectual property (IP) component selection and physical implementation. Energy reduction techniques can also be applied at all levels of the system.

Designers should use components that deploy the latest developments in low-power technology. The most effective power savings can be achieved by making the right choices early on during the system and architectural level of abstraction. In addition to using power-conscious hardware design techniques, it is important to save power through careful design of the operating system and application programs.