It is important to verify the behavior and interaction of digital, analog and RF circuitry together in the presence of layout parasitics. This also means being able to debug the design in the presence of parasitics, and mastering large amounts of parasitic data. An approach is presented which allows the design engineer to use Eldo® and Eldo RF to achieve the best combination for accuracy, performance and debugging.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.