This paper introduces a process (consisting of a set of recommendations) for achieving static formal verification closure. The process complements existing simulation processes. The benefits of using formal to aid simulation and, in turn, using simulation to aid formal are addressed throughout the paper.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.