Currently, a Phase-Locked Loop remains one of the more difficult designs to characterize; the transient simulation used is a large time consumer. The time step used for the simulation is given by the Radio Frequency (RF) signal provided by the VCO that could be 1000 times greater than the low frequency signal (i.e. reference clock).

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.