Phase-Locked Loop Simulation with Modulated Stead-State Analysis
Currently, a Phase-Locked Loop remains one of the more difficult designs to characterize; the transient simulation used is a large time consumer. The time step used for the simulation is given by the Radio Frequency (RF) signal provided by the VCO that could be 1000 times greater than the low frequency signal (i.e. reference clock).
Please disable any pop-up blockers for proper viewing of this Whitepaper.