This document provides some structure to OVM in the same way that OVM provides structure to the SystemVerilog language. The OVM library is both a collection of classes and a methodology for how to use those base classes. OVM brings clarity to the SystemVerilog language by providing a structure for how to use the features in SystemVerilog. However, in many cases OVM provides multiple mechanisms to accomplish the same work.
Please disable any pop-up blockers for proper viewing of this Whitepaper.