Any complex system-on-chip (SoC) design requires several design iterations before reaching design convergence. However, current design capture, verification, analysis and refinement cycles take too long. The realities of getting a product to market often results in stoppage of design iterations prior to fully verifying that the chip meets design specifications. A good hardware/software design and verification environment detects both functional and firmware problems and accelerates design convergence prior to commitment to silicon.

This technical paper discusses these challenges in today’s SoC designs and provides a hardware/software design and verification environment that addresses the design capture, verification, analysis, and refinement tasks necessary to meet chip and system specifications.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.