This paper discusses how FPGA designers can generate optimal HDL code for DSP functions to obtain optimized system performance. An implementation example using Altera Stratix II devices and Mentor Graphics tools is described.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.