Optimize Pin Assignments Using I/O Designer and Precision Synthesis
Mentor Graphics Technical Library
With a new integrated design flow from Mentor Graphics, you can use I/O Designer to adjust pin assignments to benefit your FPGA placement, and invoke Precision Synthesis to physically optimize your design based on the new pin assignments.
Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.
Download to Print
Add
to bookmarksPlease disable any pop-up blockers for proper viewing of this Whitepaper.
