This paper describes techniques to automatically capture designers’ intent and achieve optimal solutions for DSP-based FPGA architectures. The proposed techniques support DSP applications by optimally mapping all the basic building blocks, such as multiply-accumulate, multiply-add, multipliers and adders. Various applications, including fully parallel FIR filters, are illustrated.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.