This paper presents a systematic approach to pipeline analog-to-digital converter (ADC) design, with emphasis on the design of the operational amplifier. The pipelined ADC performance is described in detail in terms of circuit specifications, and the highest-consuming power block, the interstage gain block, is discussed. The paper also shows how the selection of different op-amp technologies effects overall ADC performance.