This paper describes the microprocessor unit (MPU) subsystem of the Texas Instruments OMAP35xx Applications Processor, which handles transactions between the ARM core, the L3 interconnect, and the interrupt controller (INTC). The MPU subsystem is a hard macro that integrates the ARM subchip with additional logic for protocol conversion, emulation, interrupt handling, and debug enhancements.